



Wright State University

EE480/680

Micro-Electro-Mechanical Systems (MEMS)

Summer 2006




LaVern Starman, Ph.D.
Assistant Professor
Dept. of Electrical and Computer Engineering
Email: lavern.starman@afit.edu



Microelectronics/MEMS

IBM

- How are they made?
- What are they made out of?
- How do their materials behave?



WRIGHT STATE UNIVERSITY

Microelectronics

Si MOSFET

Si BJT

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 3

WRIGHT STATE UNIVERSITY

MEMS

270 μm


265V 0027

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 4

Course Outline

- Semiconductor Materials
- Crystal structure, growth, & epitaxy
- Film formation – oxidation & deposition
- Metalization
- Lithography & etching
- Impurity doping – diffusion & implantation
- Lithography
- Etching
- Resistivity Measurement
- Other Techniques

Periodic Table of the Elements



Legend:

- Alkali metals (Yellow)
- Alkaline earth metals (Orange)
- Transition metals (Pink)
- Lanthanide series (Light Blue)
- Actinide series (Light Purple)
- Poor metals (Light Green)
- Nonmetals (Green)
- Noble gases (Light Cyan)
- Solid (White)
- Liquid (Light Blue)
- Gas (Light Yellow)
- Synthetic (Light Purple)

Notes:

The subgroup numbers 1-18 were adopted in 1984 by the International Union of Pure and Applied Chemistry. The names of elements 112-118 are the Latin equivalents of those numbers.

Atomic masses in parentheses are those of the most stable or common isotope.

Design Copyright © 1997 Michael Dayan (michan@dayan.com). http://www.dayan.com/en/periodic


Semiconductor Materials

- Material Classes


- Solid
 - Insulators
 - Semiconductors
 - Conductors

- Liquid


- Gas



Crystalline



Amorphous/Liquid




Gas


2-D schematic representation of crystalline solids, amorphous materials or liquids, and gases.

Solids


General classification of solids based on the degree of atomic order



(a) Amorphous
No recognizable long-range order



(b) Polycrystalline
Completely ordered in segments



(c) Crystalline
Entire solid is made up of atoms in an orderly array

- Semiconductors are sensitive to:
 - Temperature, photon flux (illumination), magnetic field, pressure
 - Variability controlled by selectively adding impurities on the order of 1ppm

- **Lattice** – the periodic arrangement of atoms in a crystal

Compound Semiconductors

NOTE: We will concentrate primarily on Si - most common MEMS material

Reasons for Silicon usage:

- Room Temp performance - good
- High quality silicon dioxide
 - Grown thermally
- Reduced cost
- 2nd most abundant element on earth
 - Oxygen first
- Earth's crust
 - Silica & silicates
 - 25%

Compound semiconductor usage:

- Binary
- Ternary
- Quaternary
- Better electrical & optical properties
- Good for
 - High-speed electronics
 - Photonic devices

TABLE 2 Semiconductor Materials*


General Classification	Semiconductor	
	Symbol	Name
Element	Si	Silicon
	Ge	Germanium
Binary compound		
IV-IV	SiC	Silicon carbide
III-V	AlP	Aluminum phosphide
	AlAs	Aluminum arsenide
	AlSb	Aluminum antimonide
	GaN	Gallium nitride
	GaP	Gallium phosphide
	GaAs	Gallium arsenide
	GaSb	Gallium antimonide
	InP	Indium phosphide
	InAs	Indium arsenide
	InSb	Indium antimonide
II-VI	ZnO	Zinc oxide
	ZnS	Zinc sulfide
	ZnSe	Zinc selenide
	ZnTe	Zinc telluride
	CdS	Cadmium sulfide
	CdSe	Cadmium selenide
	CdTe	Cadmium telluride
	HgS	Mercury sulfide
IV-VI	PbS	Lead sulfide
	PbSe	Lead selenide
	PbTe	Lead telluride
Ternary compound	Al _x Ga _{1-x} As	Aluminum gallium arsenide
	Al _x In _{1-x} As	Aluminum indium arsenide
	GaAs _{1-x} P _x	Gallium arsenic phosphide
	Ga _x In _{1-x} As	Gallium indium arsenide
	Ga _x In _{1-x} P	Gallium indium phosphide
Quaternary compound	Al _x Ga _{1-x} As _{1-y} Sb _y	Aluminum gallium arsenic antimonide
	Ga _x In _{1-x} As _{1-y} P _y	Gallium indium arsenic phosphide

Crystal Structure


- Elemental semiconductors (column IV)
 - Ex. Si \equiv SiO₂ – very stable oxide (hydrophobic) moderate n_i
 - Ge \equiv oxides are soluble to H₂O – large leakage currents as Temp \uparrow
- Compound Semiconductors (column III-V, II-VI, etc)
 - Ex. GaAs \equiv no stable oxide but direct bandgap
 - Applications: microwave and photonic devices

Crystal Structure


- Arrangement of atoms that define a particular material
- 3 Categories
 - Amorphous – density varies, no unique pattern
 - Crystalline – one region defines all regions
 - Polycrystalline – sets of crystalline regions with boundaries



(a) Amorphous



(b) Polycrystalline




(c) Crystalline

Simple unit cells

- Unit Cell – a representative of the entire lattice
 - By repeating unit cell throughout the crystal, one can recreate the entire lattice

A generalized primitive unit cell.



Simple examples of unit cells come from the family of 14 Bravais lattices






Figure 2.3. Three cubic-crystal unit cells. (a) Simple cubic. (b) Body-centered cubic. (c) Face-centered cubic.

- simple cubic (sc) = polonium
- bcc = Na, W
- fcc = Al, Cu, Au, Pt, large number of elements exhibit this lattice form

Ex. - Problem

- 1) Determine # of atoms in each cubic structure – sc, bcc, fcc?
- 2) Find fraction of filled cell of an fcc?



Diamond Structure





Figure 2.4. (a) Diamond lattice. (b) Zincblende lattice.

- Lattice – fcc
- Basis – two C atoms at (0,0,0) and (1/4,1/4,1/4) associated with each fcc lattice point
- 8 atoms in conventional unit cell
- Two interpenetrating fcc sublattice with one sublattice displaced by 1/4 of the distance along the body diagonal of the cube (displacement of $\frac{a\sqrt{3}}{4}$)

ELEMENTS WITH THE DIAMOND CRYSTAL STRUCTURE

ELEMENT	CUBE SIDE a (Å)
C (diamond)	3.57
Si	5.43
Ge	5.66
α -Sn (grey)	6.49

Zinc Blende or Sphalerite Lattice




Zincblende lattice.

- Bravais lattice – fcc
- Ex – cubic zinc sulfide structure
- Basis – Zn (0,0,0) & S (1/4,1/4,1/4)
- Two interpenetrating fcc lattices
 - One composed entirely of Zn
 - Other of S, offset by 1/4 of a cubic diagonal

- Most III-V compound semiconductors have zincblende lattice
- Identical to diamond (one fcc from column III, other from V) -- Ex. GaAs

SOME COMPOUNDS WITH THE ZINCBLLENDE STRUCTURE

CRYSTAL	a (Å)	CRYSTAL	a (Å)	CRYSTAL	a (Å)
CuF	4.26	ZnS	5.41	AlSb	6.13
CuCl	5.41	ZnSe	5.67	GaP	5.45
CuBr	5.69	ZnTe	6.09	GaAs	5.65
CuI	6.04	CdS	5.82	GaSb	6.12
AgI	6.47	CdTe	6.48	InP	5.87
BeS	4.85	HgS	5.85	InAs	6.04
BeSe	5.07	HgSe	6.08	InSb	6.48
BeTe	5.54	HgTe	6.43	SiC	4.35
MnS (red)	5.60	AlP	5.45		
MnSe	5.82	AlAs	5.62		



Simplified Lattice Representation

The lattice mismatch, or misfit, is defined as

$$\frac{\Delta a}{a} = \frac{a - a_0}{a}$$

← Could be substrate a or the average a of two or more epitaxial/substrate layer(s)

Accommodation of lattice of epitaxial layer with that of substrate for different cases: (a) lattice-matched growth ($a=a_0$), (b) biaxial compressive strain ($a>a_0$), and (c) biaxial tensile strain ($a < a_0$)

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 15

Miller Indices

Cubic lattices $(hkl) \equiv$ crystal plane

A convenient method of defining the various planes in a crystal is to use Miller indices. These indices are obtained using the following steps:



- (1) Find the intercepts of the plane on the three Cartesian coordinates in terms of the lattice constant
- (2) Take the reciprocals of these numbers and reduce them to the smallest three integers having the same ratio
- (3) Enclose the result in parentheses (hkl) as the Miller indices for a single plane

Used to define planes & directions in a crystal lattice

- (hkl) plane that intercepts reciprocals of indices $\langle hkl \rangle \perp$ to (hkl) plane
- $[hkl]$ – specific direction
- $\{hkl\}$ – sets of equivalent planes
- $\langle hkl \rangle$ – sets of equivalent directions

Figure 2.5. A (623) -crystal plane.

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 16



Crystal Growth - Si


Crystal Growth → Two Techniques

- Bridgman
- Czochralski




Si crystal growth from the Melt

- 90% Si crystals grown with Czochralski
- Pure form of sand (SiO_2) – quartzite




- Results in metallurgical grade Si – 98% pure

- Si pulverized & treated with HCl to form trichlorosilane




- Trichlorosilane liquid at RT. Fractional distillation of liquid removes unwanted impurities

- Purified SiHCl_3 used in hydrogen reduction to prepare the electronic-grade Si




- Pure EGS – impurity concentrations in parts/Billion

Bridgman Technique



Basic Crystal Growth Technique



- Crucible heated by RF induction or thermal resistance
- Melting pt – 1412 deg C
- Crucible rotates
 - Prevents formation of local hot/cold regions
- Argon backfilled
- Seed crystal – used to initiate the growth of the ingot with correct crystal orientation
- Pulled until Si in crucible depleted

Czochralski Technique

Pull rate – few mm/min (ex. 2mm/min = 4.7 in. in 1hr)

Magnetic field used for large ingots

- to control concentration of defects, impurities and oxygen content

Crystal diameter controlled by thermal input & pull rate

EGS also produced by the pyrolysis of silane (CVD reactor at 900°C) – lower cost & less toxic byproducts





Figure 10.2. Czochralski crystal puller:
CW, clockwise; CCW, counter clockwise.




Fig. 3 300 mm (12 in.) and 400 mm (16 in.) Czochralski-grown silicon ingots. (Photo courtesy of Shin-Etsu Handotai Co., Tokyo.)

Distribution of Dopant

For Si – most common dopants

- Boron – p-type
- Phosphorous – n-type

As crystal is pulled from melt, dopant concentration in solid is usually different than the melt at the interface.

Ratio of these two concentrations is defined as the equilibrium segregation coefficient k_0

$$k_0 \equiv \frac{C_s}{C_l} \quad (4) \quad \text{where } C_s \text{ and } C_l \text{ are concentrations of solute (by weight) in solid and liquid}$$

TABLE 1 Equilibrium Segregation Coefficients for Dopants in Si

Dopant	k_0	Type	Dopant	k_0	Type
B	8×10^{-1}	p	As	3.0×10^{-1}	n
Al	2×10^{-3}	p	Sb	2.3×10^{-2}	n
Ga	8×10^{-3}	p	Te	2.0×10^{-4}	n
In	4×10^{-4}	p	Li	1.0×10^{-2}	n
O	1.25	n	Cu	4.0×10^{-4}	— ^a
C	7×10^{-2}	n	Au	2.5×10^{-5}	— ^a
P	0.35	n			

^aDeep-lying impurity level.

Float Zone Process

- Ideal for crystal purification
- High purity cast polysilicon rod
- A small zone (~ few cm) is heated by RF heater
- Floating zone traverses rod – molten Si is held in place by surface tension
- No contamination from crucible




Figure 10.6. Float-zone process. (a) Schematic setup. (b) Simple model for doping evaluation.




Figure 10.8. Relative impurity concentration versus zone length for a number of passes. L denotes the zone length.⁴

Material Characterization – Wafer shaping

- Remove seed with diamond saw
- Grind exterior surface to establish desired diameter
- Grind “flats” along ingot
 - Planes (crystal orientation and doping type)
- **Primary flat** - used as mechanical locator for subsequent processing steps
- **Secondary flats** – identify orientation & conductivity type
- Slice wafer with diamond saw
 - Surface orientation [$\langle 111 \rangle$ & $\langle 100 \rangle$ common for Si]
 - Thickness [0.5 to 0.7 mm]
 - Taper – thickness variations across wafer
 - Bow – curvature variation from center to edge
- Mechanical lapping/polishing
 - Polish one or both sides of wafer
 - Lapped using mixture of Al_2O_3 & glycerine
 - Flatness uniformity within 2 μm

Wafer Identification




Figure 10.13. Identifying flats on a semiconductor wafer.

TABLE 3 Specification for Polished Monocrystalline Silicon Wafers

Parameter	125 mm	150 mm	200 mm	300 mm
Diameter (mm)	125±1	150±1	200±1	300±1
Thickness (mm)	0.6–0.65	0.65–0.7	0.715–0.735	0.755–0.775
Primary flat length (mm)	40–45	55–60	NA ^a	NA
Secondary flat length (mm)	25–30	35–40	NA	NA
Bow (μm)	70	60	30	< 30
Total thickness variation (μm)	65	50	10	< 10
Surface orientation	(100) ± 1°	Same	Same	Same
	(111) ± 1°	Same	Same	Same

^aNA: not available.

Crystal Characterization

- Real crystals are not perfect – they have defects –two types
- Localized
 - Point defect – any foreign atom incorporated into the lattice structure either a substitutional site or an interstitial site
 - Missing atoms (host atoms)
 - Frenkel defect – host atom is situated between regular lattice sites & adjacent to a vacancy
- Non-Localized
 - Line – an extra or incomplete plane results in an edge dislocation
 - Area
 - Twinning – change in the crystal orientation across a plane
 - Grain boundary – transition region between single-crystal regions within a polycrystalline material
 - Volume – impurities or dopants migrate to form a specific high concentration region
 - Precipitates of impurities cause dislocations because of atom size mismatch
- Some defects can be removed by high temperature anneals

Crystal Defects





Figure 10.15. Point defects. (a) Substitutional impurity. (b) Interstitial impurity. (c) Lattice vacancy. (d) Frenkel-type defect.⁹






Figure 10.16. (a) Edge and (b) screw dislocation formation in cubic crystals.¹⁰



○ Si-atom in the crystallite
● Si-atom in the grain boundary
○ vacancy
⊙ interstitial (Si or oxygen)



- Epitaxy**
- Substrate wafer acts as the seed crystal
 - The regular oriented growth of a single crystal layer(s) with controlled thickness and doping over a similar single crystal called the substrate
 - Originally used to make high quality materials with characteristics superior to those of substrates
 - Today, epitaxial techniques are used for the synthesis of ultra thin layers (monolayers), precise doping profiles or uniformity, and variable material compositions – in addition to low defect density material
 - Enhances performance of devices and opens up many new possibilities
 - Epitaxy processes occur at temps 30-50% lower than the melting pt.
 - Types of epitaxial processes:
 - Vapor phase epitaxy (VPE) – metalorganic vapor phase epitaxy (MOVPE)
 - Liquid phase epitaxy (LPE) – rarely used
 - Molecular beam epitaxy (MBE) – MOMBE, gas source MBE (GSMBE), atomic layer epitaxy (ALE)
- EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 30



Vapor Phase Epitaxy (VPE)

- Also called CVD – chemical-vapor deposition
- Epi growth by vapor transport of reactants
- Precursors – are mixed with a “carrier gas” (i.e. H₂) which dilutes the mixer
- The gas, with its proportionate constituents, flows over or toward a heated substrate
- Some of the precursors are “cracked” into atom/molecule fragments while diffusing toward substrate surface (GaH₂ gas)
- At the surface, the atoms move to an appropriate lattice site and incorporate – else they recombine with other fragments
- Stagnant boundary layers form above the substrate from which reactant atoms/molecules diffuse to the substrate surface




VPE Advantages/Disadvantages

- **Advantages**
 - Low temperature process
 - High purity (low defect density) material
 - Readily automated for mass production
 - Ability to grow thin layers with precise composition, doping density, thickness O on an atomic scale for advanced systems)
 - Well suited to research – has opened “new” physics
- **Disadvantages**
 - Toxic gases are used – must have gas monitors and stainless steel plumbing. The exhaust pump system includes a ‘scrubber’ that breaks down toxic end products before atmospheric release (burn the gases)
 - Research systems are expensive, as are many of the precursors (purchased as pressurized gases in cylinders or as ‘bubbler’s’)
- VPE works well with Si and GaAs (usually not used) – and related elemental and compound semiconductors

Silicon VPE

- Four silicon sources precursors:
 - $SiCl_4$ Silicon tetrachloride – most studied
 - SiH_2Cl_2 dichlorosilane
 - $SiHCl_3$ trichlorosilane
 - SiH_4 silane
- Typical reaction temp is 1200°C

Overall reaction:



- Reversible reaction deposit or etch




Figure 10.20. Three common susceptors for chemical vapor deposition: (a) horizontal, (b) pancake, and (c) barrel susceptor

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical S

MBE Thickness Uniformity

THICKNESS UNIFORMITY





FIGURE 4. Measurement of the Si layer deposition uniformity across a 3-in. substrate with and without rotation (after Ref. 18).

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS)

Defects in Epitaxial Layers

- Homoepitaxial growth
 - single-crystal semiconductor layer grown on a single-crystal semiconductor substrate.
 - semiconductor layer and substrate are the same material – same lattice constant
 - lattice matched epitaxial process
 - Heteroepitaxy – epi layer and substrate are two different materials
 - Epi-layer must be grown such that the idealized interfacial structure is maintained
 - atomic bonding across the interface must be continuous without interruption
 - Materials must have same lattice spacing or be able to deform to adopt a common spacing
- Cases referred to as
- lattice-matched epitaxy
 - strained-layer epitaxy

Schematic illustration of (a) lattice-matched, (b) strained, and (c) related heteroepitaxial structures.¹⁹ Homoepitaxy is structurally identical to the lattice-matched heteroepitaxy.



Epitaxy Defects - Strained Layer Epitaxy

- Defects degrade device properties – reduced mobilities, increased leakage currents
- Defect categories**
- 1) defects from substrates – may propagate from substrate into epi layer – must begin with defect free substrates
 - 2) defects from interface – oxide precipitates or contamination can cause misoriented clusters or stacking faults – thoroughly clean or reversible etch
 - 3) precipitates or dislocation loops – due to supersaturation of impurities or dopants
 - 4) Edge dislocations – formed in the heteroepitaxy of two lattice-mismatched semiconductors.





Figure 10.27. Illustration of the elements and formation of a strained-layer superlattice.¹⁷ Arrows show the direction of the strain.

Oxidation & Film Deposition

- The creation of non-crystalline films used for non-semiconductor behavior
- current conduction or isolation
- IC fabrication requires many types of films
 - Thermal oxides – highest quality
 - Dielectric layers – lower quality
 - Polycrystalline films
 - Metal films



Schematic cross section of a metal-oxide-semiconductor field-effect transistor (MOSFET).

Oxidation & Deposition


- Thermal oxides
 - gate oxide (establish the source to drain conducting channel)
 - Wet oxidation results in rapid growth but the resultant oxide is very porous (gaps in the amorphous SiO₂ crystal)
 - Dry oxidation results in a slower growth rate but higher density & smaller defect (traps/interface states) density SiO₂ → best quality
- Field oxide
 - isolation of similar devices on the substrate. High quality oxides with low impurity densities are required to minimize leakage currents
 - Mask for diffusion/implants
 - Surface passivation (CVD)
- Dielectric layers
 - deposited SiO₂ and Si₃N₄
 - Used for insulation between conductors, as an ion implantation mask, or as passivation layer(s)
- Polycrystalline silicon (Poly)
 - serves as a gate electrode or a conductive material for multi-level metallizations
- Metal films
 - Al, silicides, Au for low resistance interconnects/bonding pads

General requirements


- be definable by lithography and etching
- Perform function and be compatible chemically and physically with the surface below, and any surface applied above

Growth Mechanism and Kinetics

Dry



Wet/steam



- In order for the oxidizing species to reach the Si/SiO₂ interface and “grow” the oxide
 - species must be transported from the bulk of the gas to the oxide/gas interface
 - species must diffuse across (through) the oxide layer already present and get to the Si
 - then, the species chemically reacts at the Si interface to produce an oxide
- During the oxidation process, a portion of the Si wafer is consumed – and the resulting oxide expands upward during growth (relative to the original Si/air position)
- Si/SiO₂ interface moves into the silicon during the oxidation process.
- Densities & molecular weights of Si & SiO₂ used to show that growing an oxide of thickness x consumes a layer of silicon 0.44x thick




Figure 11.3. Growth of silicon dioxide by thermal oxidation.




Figure 11.2. Schematic cross section of a resistance-heated oxidation furnace.

Simple model/growth model:

Volume of one mole:

$$\text{Molecular weight of Si/Density of Si } \rightarrow \text{Si} = \frac{M_{\text{si}}}{\rho_{\text{si}}} = \frac{28.09(\text{g/mole})}{2.33(\text{g/cm}^3)} = 12.06(\text{cm}^3/\text{mole})$$

$$\text{Molecular weight of SiO}_2\text{/Density of SiO}_2 \rightarrow \text{SiO}_2 = \frac{60.08(\text{g/mole})}{2.21(\text{g/cm}^3)} = 27.18(\text{cm}^3/\text{mole})$$

Thickness of Si x Area/Thickness of SiO₂ x Area = Volume of 1 mol of Si/volume of 1 mol of SiO₂

$$\frac{\text{Vol}(\text{Si})}{\text{Vol}(\text{SiO}_2)} = \frac{12.06(\text{cm}^3/\text{mole})}{27.18(\text{cm}^3/\text{mole})} = 0.44$$

$$\text{Equation Format: } N_s(AX_s) = N_{ox}(AX_{ox}) \quad X_s = \frac{N_{ox}X_{ox}}{N_s} = 0.44X_{ox}$$

N_s ≡ Density of silicon

A ≡ Area

X_s ≡ thickness of silicon consumed

N_{ox} ≡ Density of the oxide

X_{ox} ≡ thickness of the oxide layer

- Utility – thin oxides (≤ 1000 Ang) use dry process (perform electrical device functions)
- thick oxides (≥ 5000 Ang) use wet process – faster growth, lower quality, used for isolation

Oxidation

- Under a given oxidation condition
- oxide thickness grown on a (111)-substrate is larger than that grown on a (100)-substrate



Why?

- Because of the larger linear rate constant of the (111)-orientation.


Note:

- For a given temperature and time
- oxide film obtained using wet oxidation is about 5-10 times thicker than dry oxidation


Figure 11.8. Experimental results of silicon dioxide thickness as a function of reaction time and temperature for two substrate orientations. (a) Growth in dry oxygen. (b) Growth in steam.³



Crystal Orientation – Wet Oxidation




Oxide thickness vs. oxidation time for Si in H₂O at 640 Torr





Wet oxide growth at increased pressures

Oxide Growth vs. Temp & Pressure



Impurity Effects


P-type
 Oxidation of B-doped Si in wet oxygen (95°C H₂O) as a function of temperature and concentration



N-type
 Oxidation of P-doped Si in wet oxygen (95°C H₂O) as a function of temperature and concentration

Masking Properties of SiO₂

- Mask impurities during high temp diffusion
- Deep diffusions can take place in unprotected regions of Si, whereas no significant impurity penetration will occur in regions covered by SiO₂
- Arsenic & antimony diffuse slower than P
- Masking thicknesses of 0.5-1.0 μm are typical in IC processes
- Failure if 10% impurity fraction under mask as compared to background conc. in the Si
- Silicon nitride used to mask Ga



Selective Oxidation




FIGURE 3.12

Cross section depicting process sequence for local oxidation of silicon (LOCOS): (a) semirecessed and (b) fully recessed structures.

- Silicon nitride used as oxidation barrier
- Thin layer of SiO₂ oxide (10-20 nm) 1st grown to protect Si surface
- SiN deposited over surface & patterned using photolithography.
- Oxidized – grows where not protected by SiN – semirecessed oxide structure (most common)
 - lose geometry control in VLSI structures – must be minimized
- Fully recessed oxide formed by etching the Si prior to oxidation
 - planar following SiN removal however subsequent processing reduces these advantages



Dielectric & Polysilicon Deposition

- Widely used in modern VLSI circuits
- Provide conducting regions, electrical insulation between metals, environmental protection
- Require uniform thickness & reproducible
- Most widely used material for film deposition (excluding metals)
 - Polycrystalline silicon – typically dope heavily n- or p-type
 - Silicon dioxide
 - Stoichiometric silicon nitride (Si_3N_4)
 - Plasma deposited silicon nitride
- Common deposition methods
 - Chemical vapor deposition (CVD)
 - Low pressure chemical vapor deposition (LPCVD)
 - Plasma enhanced chemical vapor deposition (PECVD)



Polycrystalline Si (Poly or polysilicon)

PolySi

- Pyrolyze silane (SiH_4) at 575-650°C (break apart silane)
- Conducting lines for multilevel metallization
- Contact for shallow junctions
- Usually deposited without dopants (but not always)
- Dopants (As, P, B) reduce ρ (resistivity) - added by diffusion or ion implantation

Silicon dioxide (CVD films)

- Dielectric insulator between conducting films
- Masks for diffusion and ion implantation
- Diffusion source – from doped oxides
- Capping doped films/Si – prevent dopant loss
- Gettering impurities – process which removes harmful impurities or defects
- Phosphorous-doped SiO_2 (P-glass) used as doping source
 - i.e. phosphosilicate glass or PSG
 - Inhibits diffusion of Na, softens & flows at 950-1100°C – creating a smooth topography → good for subsequent metal, enhances hydrophobicity
- Borophosphosilicate glass (BPSG) – flows at 850-950°C – over wafer surface like PR



Silicon Nitride

- Nearly impervious to moisture
- Si_3N_4 deposited at 700-900°C is used as an oxidation mask
- Plasma deposited silicon nitride (SiNH) forms at 200-350°C – used for passivation. The low T allows for deposition over Au or Al

CVD Techniques (most often used for deposition)

- Temp range 100-1000°C
- Pressure range 0.05 Torr – 760 Torr (1 atm)
- Reaction energy → supplied by photons, glow discharge, thermal
- Poly & dielectric films have historically been deposited at 1 atm in a variety of reactor geometries
- Wafer(s) are placed on susceptor(s) heated by radiation using high intensity lamps, RF induction, or electrical resistance
- Horizontal reactors flow gas across the hot wafers, often at high velocity
- Vertical reactors often consist of a bell jar chamber with samples on a rotating assemble, perpendicular to gas flow



Plasma CVD

Plasma CVD

- Cylindrical reaction chamber made of quartz or stainless steel (with a view port)
- Capacitor (parallel plate) electrodes made of Al
- Samples lay on the bottom Al capacitor plate (or on a quartz plate placed on the Al plate)
- System is heated resistively (100-400°C)
- The source gas flows radially throughout the reaction chamber
- Used for SiO_2 & Si_3N_4
- Advantages
 - Low temperatures
 - Fast, easy
- Disadvantages
 - Limited capacity
 - Manual load/unload, gas purge, etc
 - Wafer contamination

CVD Reactors

Considerations in selecting a deposition process

- Substrate temperature
- Deposition rate
- Film uniformity
- Morphology
- Electrical properties
- Mechanical properties
- Chemical composition of dielectric films





Figure 11.9. Schematic diagrams of chemical-vapor deposition reactors. (a) Hot-wall, reduced-pressure reactor. (b) Parallel-plate plasma deposition reactor.⁴ rf, radio frequency.

Silicon Dioxide


TABLE 1 Properties of SiO₂ Films

Property	Thermally grown at 1000°C	SiH ₄ + O ₂ at 450°C	TEOS at 700°C	SiCl ₂ H ₂ + N ₂ O at 900°C
Composition	SiO ₂	SiO ₂ (H)	SiO ₂	SiO ₂ (Cl)
Density (g/cm ³)	2.2	2.1	2.2	2.2
Refractive index	1.46	1.44	1.46	1.46
Dielectric strength (10 ⁶ V/cm)	>10	8	10	10
Etch rate (Å/min) (100:1 H ₂ O:HF)	30	60	30	30
Etch rate (Å/min) (buffered HF)	440	1200	450	450
Step coverage	—	Nonconformal	Conformal	Conformal

- Deposition methods
- For **low-temp** deposition (300-500°C)

$$\text{SiH}_4 + \text{O}_2 \xrightarrow{450^\circ\text{C}} \text{SiO}_2 + 2\text{H}_2$$


$$4\text{PH}_3 + 5\text{O}_2 \xrightarrow{450^\circ\text{C}} 2\text{P}_2\text{O}_5 + 6\text{H}_2$$
- For **intermediate-temp** deposition (500-800°C)



Tetraethylorthosilicate (TEOS)

- Suitable for Polysilicon gates requiring a uniform insulating layer with good step coverage.

- For **High-temp** deposition (900°C)






- Deposition gives excellent film uniformity & sometimes used to deposit insulating layers over polysilicon

NOTE: CVD SiO₂ does not replace thermally grown oxides as best electrical properties are obtained from thermally grown films

Polysilicon Deposition

- Pyrolyze silane at 575-650°C in a low pressure reactor
- Two common low pressure deposition recipes
 - 100% silane at 25-130 Pa (0.2-1.0 Torr)
 - 20-30% silane in N₂ at 25-130 Pa
 - Deposition rates are 10-20 nm/min
- Deposition of polysilicon depends on temp, pressure, silane concentration, and dopant concentration
- Polysilicon may be oxidized
- Usually done in dry O₂, T=900-1000°C
- Polysilicon properties
 - Density = 2.3 g/cm³
 - Coefficient of thermal expansion - α = 2E-6/°C
 - Temp. coefficient of resistance - k = 1E-3/°C
- Addition of oxygen to polysilicon increases the film resistivity



Step Coverage

Conformal - Uniformity of the film thickness, regardless of topography, is due to the rapid migration of reactants after adsorption on the step surfaces

Non-conformal step coverage

$0 \leq \theta_1 \leq 180^\circ$ Top surface reactants come from many different angles

$0 \leq \theta_2 \leq 90^\circ$ Reactants arriving at the top of vertical wall

$\theta_3 \cong \tan^{-1}\left(\frac{W}{l}\right)$ Related to width of opening and distance from top

- Film thickness on the top surface is double that of a wall surface
- This type of step coverage is thin along the vertical walls, with a possible crack at the bottom of step caused by self-shadowing
- Most evaporated (or sputtered) materials have a nonconformal step coverage






Figure 11.12. Step coverage of deposited films.
(a) Conformal step coverage.
(b) Nonconformal step coverage.⁴



Silicon Nitride CVD



Good film uniformity and high wafer throughput
Refractive index → related to composition

Properties of silicon nitride


Deposition	LPCVD	Plasma
Temperature (°C)	700–800	250–350
Composition	Si ₃ N ₄ (H)	SiN _x H _y
Si/N ratio	0.75	0.8–1.2
Atom % H	4–8	20–25
Refractive index	2.01	1.8–2.5
Density (g/cm ³)	2.9–3.1	2.4–2.8
Dielectric constant	6–7	6–9
Resistivity (ohm-cm)	10 ¹⁶	10 ⁶ –10 ¹⁵
Dielectric strength (10 ⁶ V/cm)	10	5
Energy gap (eV)	5	4–5
Stress (10 ⁹ dyne/cm ²)	10 T	2C–5 T



SiN Plasma CVD

- Si₃N₄
- High tensile stress ~ 1E10 dyne/cm²
- 1 Pa = 1N/m² = 1E-5 bar = 10 dyne/cm² = 7.501E-3 torr
- Films d > 200 nm sometimes crack due to the high stress

SiN Plasma CVD (usually radial flow, parallel plate, hot wall reactor)



The products depend strongly on the deposition conditions

- Plasma deposited films contain large H concentrations

Other materials

- Silicon oxynitride (SiON)
- Al oxide, Al nitride, Ti oxide high ρ, ε
- Polyimides – spin and cure (300-350°C) → planar surfaces, poor thermal stability and moisture protection

Deposition Comparisons

Comparison of different deposition methods

	Atmospheric pressure CVD	Low temperature LPCVD	Medium temperature LPCVD	Plasma assisted CVD
Temperature (°C)	300 – 500	300 – 500	500 – 900	100 – 350
Materials	SiO ₂ P-glass	SiO ₂ P-glass BP-glass	Poly-Si SiO ₂ P-glass BP-glass Si ₃ N ₄ SiON SIPOS	SiNH SiO ₂ SiON
Uses	Passivation, insulation	Passivation, insulation	Gate metal, insulation	Passivation, insulation
Throughput	High	High	High	Low
Step coverage	Poor	Poor	Conformal	Poor
Particles	Many	Few	Few	Many
Film properties	Good	Good	Excellent	Poor
Low temperature	Yes	Yes	No	Yes

Metallization

- Desired properties of the metallization for ICs, MEMS, & microelectronics
- Low resistivity
- Easy to form
- Easy to etch for pattern generation
- Should be stable in oxidizing ambients
- Mechanical stability; good adherence, low stress
- Surface smoothness
- Stability throughout processing, including high temp sinter, dry or wet oxidation, gettering, phosphorus glass (or any other material) passivation, metallization
- No reaction with final metal, aluminum
- Should not contaminate devices, wafers, or working apparatus
- Good device characteristics and lifetimes
- For window contacts – low contact resistance, minimal junction penetration, low electromigration
- Silicide – interface formed between Si & metal

Physical Vapor Deposition

- Most common methods
 - Evaporation – source material heated above melting point in evacuated chamber, evaporated atoms travel at high velocity in straight line trajectories. Heated by resistive, RF, or focus electron beam
 - E-beam evaporation
 - Plasma spray deposition
 - Sputtering – a source of ions is accelerated toward the target and impinged on its surface.
- Ti, Al, Cu, TiN, Au can be deposited this way





Figure 11.18. (a) Standard sputtering, (b) long-through sputtering, and (c) sputtering with a collimator.


Metal CVD Deposition

- CVD metallization offers
 - Conformal coating
 - Good step coverage
 - Coat a large # of wafers simultaneously
- Basic CVD setup is the same as the deposition of dielectrics and polysilicon



A schematic drawing of a multilevel metallization structure



Four types of CVD systems (a) APCVD, (b) hot-wall LPCVD using three zone furnace tube, (c) Parallel-plate plasma-enhanced, (d) PECVD




CVD of Metals

- Process by which a metal film is deposited by a chemical reaction or pyrolytic decomposition in the gas phase, in the neighborhood of the substrate
- Advantages
 - Conformal metal films (good step coverage)
 - Large # of wafers/run
 - Lower resistivity than with physical evaporation
 - Refractory metals
 - Useful for depositing heavy metals (i.e. W)


Chemistry (Tungsten) W




Other metals – Mo, Ta, Ti can be deposited by hydrogen reduction in an LPCVD reactor



Al deposition using an MO source – tri-isobutyl aluminum (MO = metalorganic)



Deposition by Evaporation



Evaporation

- Thermal (resistive heating)
- Electron beam (e-beam)

Potential disadvantages

- Source filament/crucible contamination
- Ionizing x-rays penetrate substrate, damage lattice

An evaporation source using electron-beam heating. The beam is generated out of the line of sight of the source and is focused into it by a B-field. A heated filament supplies electrons, and the accelerating electrodes form them into a beam.


Factors governing step coverage in evaporation

(a) Perpendicular step on perpendicular substrate. No coverage

(b) Rotating planetaries with some substrate inclination. Improved coverage


(c) Same configuration with substrate heating. Further improvement

(d) Reduced slope of step, plus rotation and heating. No thinning over step



Sputtering

- Sputter depositions has a threshold energy – this energy (of bombarding ions) must be exceeded before sputtering begins
- Thresholds
 - 10 eV for Al
 - 15 eV for Pd
 - 21 eV for Mo
 - 34 eV for Pt
 - Up to ~100 eV for others



“sputter yield” $\equiv \frac{\# \text{ atoms liberated from target}}{\# \text{ of incident ions}} = \gamma$

- Typically want operation with sputter yield ≥ 1.0

$$N = \left(\frac{J}{qZ}\right)\gamma$$


$N \equiv$ flux or # of atoms per unit area per unit time leaving the target
 $J \equiv$ current density of the bombarding ion
 $Z \equiv$ # of charges per ion

Lithography


- Transfer geometric patterns on a mask to a thin layer of radiation sensitive material (called resist) covering the surface of a semiconductor wafer
- Transfer stored geometric patterns (in a computer memory) to a thin resist layer as above (direct write)
 - Optical lithography
 - Electron beam lithography
 - X-ray lithography
 - Ion Beam lithography
- Optical lithography
 - ultraviolet radiation
 - ($\lambda \sim 0.2$ to $0.4 \mu\text{m}$)
 - resist \Rightarrow photoresist

Exposure Tool performance (3 parameters)


- Resolution – minimum feature dimension that can be transferred with high fidelity to a resist film
- Registration – measure of how accurately patterns on successive masks can be aligned
- Throughput – number of wafers that can be exposed per hour for a given mask level



Lithography



Steps of the photolithographic process.



Drawings of wafer through the various steps of the photolithographic process. (a) Substrate covered with silicon dioxide barrier layer; (b) positive photoresist applied to the surface of the wafer; (c) mask in close proximity to the surface of the resist-covered wafer; (d) substrate following resist exposure and development; (e) substrate following etching of the silicon dioxide layer; (f) oxide barrier on wafer surface after resist removal; (g) view of substrate with silicon dioxide pattern on the surface.

Exposure Methods

Artist's conception of various printing techniques. (a) Contact printing, in which wafer is in intimate contact with mask; (b) proximity printing, in which wafer and mask are in close proximity; (c) projection printing, in which light source is scanned across the mask and focused on the wafer.

- Proximity – shadow printing method used to minimize mask damage
- Minimum linewidth or critical dimension $\rightarrow CD = 1m \approx \sqrt{\lambda g}$ g = gap between mask/wafer & includes resist thickness

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 67

Exposure Methods

Schematic of optical shadow printing techniques1: (a) contact printing, (b) proximity printing.

Contact printing

- In physical contact
- Approximately 1 μm resolution
- Major drawback – dust particles/Si dust
- Can be imbedded in mask
- Permanently damaged

Proximity printing

- Small gap \rightarrow 10-50 μm
- Gap results in optical diffraction
- Approximately 2-5 μm resolution

Image partitioning techniques for projection printing: (a) annual-field wafer scan, (b) 1:1 step-and-repeat, (c) M :1 reduction step-and-repeat, and (d) M :1 reduction step-and-repeat.

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 68

Projection Printing

Projection Printing

- Avoids the mask damage problem of shadow & contact printing
- Projects image of the mask pattern onto resist-coated wafer
- Many centimeters between mask & wafer
- To increase resolution – only small portion of mask exposed at a time
- Image scanned or stepped across entire wafer
- Resolution of projection system ($\sim 1 - 0.07 \mu\text{m}$) can be calculated by

$$l_m = k_1 \frac{\lambda}{NA} \quad (2)$$

λ = exposure wavelength
 k_1 = process dependent factor
 NA = numerical aperture

$$NA = \bar{n} \sin \theta \quad (3)$$

where \bar{n} index of refraction in the image medium (usually air, where $\bar{n} = 1$)
 θ half-angle of the cone of light converging to a point image at the wafer

$$\text{Degrees of Freedom (DOF)} \quad DOF = \frac{\pm l_m / 2}{\tan \theta} \approx \frac{\pm l_m / 2}{\sin \theta} = k_2 \frac{\lambda}{(NA)^2} \quad (4)$$

k_2 = process dependent factor

Lithography Masks

- Used in IC manufacturing
- Use CAD design system to completely describe circuit patterns electrically
- Masks consists of fused silica substrate covered with a chromium layer





Figure 12.7. An integrated-circuit photomask.¹

Mask plates – increasing cost & performance

- Low cost glass – emulsion - \$100 set
- Quartz, BSG – emulsion, chrome, iron oxide, several thousand \$ for set
- Sapphire – \$10's of thousand – chrome,



Masks, reticles, and mask making. A tape representing desired pattern is used to generate a reticle containing one cell of the pattern. The reticle pattern is repetitively generated on the substrate, either directly or through intermediate generation of a mask plate.

Exposure Defects/Yield


- Patterns on a mask represent one level of a design
- Typically – 15-20 different masks levels required for a complete IC process cycle
- Standard size mask 15 x 15 cm
- 0.6 cm thick
- Defect density – mask defects
 - Introduced during the manufacture of the mask
 - During subsequent litho processes
- Yield – defined as the ratio of good chips/wafer to the total # of chips/wafer
- Increase yield through
 - inspection
 - Cleaning of masks
 - ultraclean processing area

$$Y \cong e^{-DA}$$

D = average # of fatal defects/unit area
 A = area of an IC chip
 If D remains the same for all mask levels

$$Y \cong e^{-NDA} \quad N = \# \text{ of levels}$$

Figure 12.8. Yield for a 10-mask lithographic process with various defect densities per level.



Clean Room

- Integrated circuit fabrication requires a clean processing room
- Dust and other particulates can settle on masks and/in device layers \Rightarrow causes defects & circuit failure
- Class 100 & below \Rightarrow workers wear body suits & headgear w/ respirator




Figure 12.1. Various ways in which dust particles can interfere with photomask patterns.




Figure 12.2. Particle-size distribution curve for English (---) and metric (—) classes of cleanrooms.⁴


Clean Room Requirements

Ratings by Class of Effectiveness of Filtration in Clean Rooms.

Class	Number of 0.5- μm particles per ft ³ (m ³)	Number of 5- μm particles per ft ³ (m ³)
10,000	10,000 (350,000)	65 (23,000)
1,000	1,000 (35,000)	6.5 (2,300)*
100	100 (3,500)	0.65 (230)*
10	10 (350)	0.065 (23)*
1	1 (35)*	0.0065 (2.3)*

*It is very difficult to measure particulate counts below 10 per ft³.

- Temp and humidity must be tightly controlled
- Tighter control is necessary for cleanroom environment when minimum feature lengths of devices are reduced to the deep submicron range
- Most IC fab rooms require at least a Class 100 cleanroom
- i.e. dust count ~ 4 orders of magnitude lower than ordinary room air
- In litho area, a class 10 or lower is necessary



AFIT Cleanroom



Photoresist

- Radiation sensitive compound
- Classified as either positive or negative
- **Positive**
 - Exposed regions become more soluble and remove easily in development process
 - Patterns formed (images) are the same as those of the mask
- **Negative**
 - Exposed regions less soluble
 - Patterns formed are the reverse of the mask patterns
- Positive photoresists made up of three components
 - Photosensitive compound – prior to exposure, insoluble in developer solution. After exposure, absorbs radiation & changes chemical structure and become soluble & removable during development
 - Base resin
 - Organic solvent – keeps the resist a fluid/liquid for ease of application
- Negative resists are polymers combined with a photosensitive compound
 - After exposure, absorbs the optical energy and converts it into chemical energy to initiate a polymer linking reaction.
 - Causes crosslinking of polymer molecules which ends up having a higher molecular weight and becomes insoluble in developer solution.
- Major drawback – during development process, whole resist mask swells by absorbing developer solvent. This swelling limits the resolution of negative resist.
- Typical exposure energies for a 1 μm-thick negative resist coating are 10-20 mJ/cm²
- Negative resist solvents are usually mixtures of hydrocarbons

Photoresist




Figure 12.9. Exposure-response curve and cross section of the resist image after development.¹ (a) Positive photoresist; (b) negative photoresist.

Contrast ratio:

Positive resist:

$$\gamma \equiv \left[\ln \left(\frac{E_T}{E_1} \right) \right]^{-1}$$

E_T corresponds to the sensitivity
 E_1 is the energy obtained by drawing the tangent at E_1 to reach 100% resist thickness


• Sensitivity is defined as the energy required to produce complete solubility in the exposed region

• A larger γ implies a higher solubility of the resist with an incremental increase of exposure energy & results in sharper images


Negative resist:

$$\gamma \equiv \left[\ln \left(\frac{E_1}{E_T} \right) \right]^{-1}$$

Exposure vs Developer



A typical set of curves showing development speed versus exposure energy for positive resist as a function of concentration of the developer. (Figure courtesy of, and reprinted by permission of, Intel Corporation. All rights reserved.)




Resist thickness x_0

Exposed window width w

Resist profile at (time \times develop rate) =

- 0.1 x_0
- 0.5 x_0
- 1.0 x_0
- 2.0 x_0

Resist Thickness



Spin coating of resist. (a) Resist puddle applied to substrate. (b) Profile view of this step, showing some details of the spin coating equipment. (c) Spinning begins, throwing off most of resist. (d) Profile view of this step, showing waves in resist and function of catch cup. (e) Spinning complete, substrate coated. (f) Profile view of coated substrate, showing edge bead. Resist thickness is greatly exaggerated.

Resist Thickness

$$Z = \frac{kP^2}{\sqrt{w}}$$

where

Z = resist thickness (μm)


P = % of solids in the resist

(viscosity (thickness) of resist)

w = rotational velocity of the spinner

k = empirical constant $\mu\text{m} - \sqrt{\text{sec}}$

• Typically want 1.0 – 1.5 μm thick



Resist edge bead after spin coating.

Silicon Wafer Cleaning Procedure

Silicon Wafer Cleaning Procedure.

- A. Solvent Removal
 1. Immerse in boiling trichloroethylene (TCE) for 3 min.
 2. Immerse in boiling acetone for 3 min.
 3. Immerse in boiling methyl alcohol for 3 min.
 4. Wash in DI water for 3 min.
- B. Removal of Residual Organic/Ionic Contamination
 1. Immerse in a (5:1:1) solution of $H_2O-NH_4OH-H_2O_2$; heat solution to 75–80 °C and hold for 10 min.
 2. Quench the solution under running DI water for 1 min.
 3. Wash in DI water for 5 min.
- C. Hydrous Oxide Removal
 1. Immerse in a (1:50) solution of $HF-H_2O$ for 15 sec.
 2. Wash in running DI water with agitation for 30 sec.
- D. Heavy Metal Clean
 1. Immerse in a (6:1:1) solution of $H_2O-HCl-H_2O_2$ for 10 min at a temperature of 75–80 °C.
 2. Quench the solution under running DI water for 1 min.
 3. Wash in running DI water for 20 min.

Generally not performed in this fashion

- **Typical Method**
- Acetone spin 30 sec
- Methanol spin 30 sec
- Isopropyl spin 20 sec
- DI water spin 20 sec
- If Si, dip in BOE for 15 sec
 - Removes native oxides
- DI rinse for 60 + sec
- Dry with N_2

Pattern Transfer

- Cleanroom illuminated with yellow light
 - Why? Photoresists are not sensitive to wavelengths greater than 0.5 μm
- Following cleaning and hotplate bake
- Wafer placed on vacuum spindle
- Liquid photoresist is applied to center of wafer
- Wafer rapidly accelerated up to a constant rotational speed
- Maintained at this speed for ~ 30 sec
- Spin speed generally ranges from 1000-10,000 rpm to coat uniformly
- Resist film thickness about 0.5-1.0 μm
- Resist thickness correlated to its viscosity
- Following spin, wafer placed on hotplate for soft bake (typically 90°-180°C for 60-120 seconds)
- Bake used to remove solvents & increase adhesion
- Align wafer with mask and expose to UV
- Develop resist and presto, you have your design pattern
 - If not, you need remedial training and start over
- Rinse off developer ~60 sec in DI water & dry with N_2
- Continue with deposition/etch processes
- **Inspect fab process continuously under microscope!**
- **NOTE:** each PR will have its own spin speed & developer times and settings






Figure 12.10. Details of the optical lithographic pattern transfer process.

Liftoff - RIE

Figure 12.11. Liftoff process for pattern transfer.




Masking Alignment



Next Generation Litho Methods


- Optical lithography – widely used due to:
 - High throughput
 - Good resolution
 - Low cost
 - Ease in operation
 - However, limited in deep-submicron IC processes
- Need postoptical lithography to process deep-submicron or even nanometer ICs
- New techniques
 - Electron beam
 - Primarily used to make photomasks
 - X-ray
 - candidate to replace optical lithography, can be used for the fabrication of IC's at 100 nm
 - Ion Beam
 - can achieve the highest resolution, used to repair the masks for optical lithography



Types of advanced lithographic methods. (a) Optical lithography. (b) Electron beam lithography. (c) X-ray lithography. (d) Ion beam lithography.¹¹


Electron Beam Lithography

- Electron gun – generates the beam of electrons
- Tungsten thermionic-emission cathode used for electron gun
- Condenser lenses used to focus the electron beam to a spot size 10-25 nm in diameter
- Beam blanking plates turn the electron beam on and off
- Precision mechanical stage used to position the substrate to be patterned
- Advantages
 - Permits generation of submicron resist geometries
 - Highly automated
 - Precisely controlled operation
 - Greater depth of focus
 - Direct patterning on a wafer without using a mask
- Disadvantages
 - Have low throughput ~10 wafers/hr at less than 0.25 μm resolution
 - Fine for mask making



Schematic of an electron-beam machine.

Scan Techniques



(a) Raster scan writing scheme; (b) vector scan writing schemes; and (c) shapes of electron beam: round, variable, cell projection.


Some electron resists

Resist	Polarity	Sensitivity (C/cm ²) @ 20 kV	Resolution (μm)	γ
PBS (Mead Tech.)	+	1.8×10^{-6}	0.5	1.7
PMMA (KTI Chem.)	+	1×10^{-4}	<0.1	2
EBR-9 (Toray Ind.)	+	1.2×10^{-6}	0.5	3
FBM-110 (Daikin Ind.)	+	1.5×10^{-6}	1.5	5
AZ 2400 (Shipley Co.)	+	2×10^{-3}	0.5	2
COP (Mead Tech.)	-	5×10^{-7}	1.5	0.8
OEBR-100 (Tokyo Okha)	-	5×10^{-7}	1.5	0.8
SEL-N (Somar Ind.)	-	1×10^{-6}	1	0.6
GMCLA (AT & T)	-	7×10^{-6}	0.5	1.7
CMS (Toyo Soda)	-	2×10^{-6}	0.7	1.5
RE-4000 N (Hitachi Chem.)	-	3.5×10^{-6}	1	1.3


- Raster scan
 - Resist patterns are written by a beam that moves through a regular mode, vertically oriented
 - Beam scans sequentially over every possible location on the mask and is blanked (turned off) where no exposure is required
 - Pattern must be subdivided into individual addresses
 - Pattern must have a minimum incremental interval evenly divisible by beam address size
- Vector scan
 - Beam directed only to the requested pattern features and jumps from feature to feature rather than scanning the whole chip
 - Average exposed region is only 20% of the chip area - saves time

PMMA - polymethyl methacrylate (MEMS)


Electron Resist



(a) Simulated trajectories of 100 electrons in PMMA for a 20-keV electron beam.¹⁵ (b) Dose distribution for forward scattering and backscattering at the resist-substrate interface.



Schematic of positive and negative resists used in electron-beam lithography.




Scanning in electron-beam lithography. Important factors in limiting resist resolution

1. Swelling in developer (neg. resist)
2. Electron scattering

- Electron resists are polymers
- **Positive resist**
 - Exposure causes chemical bonds to be broken - molecular weight is reduced which enhances dissolving in developer solution
 - Common positive resists - PMMA & PBS (poly-butene-1 sulfone)
 - Achieve resolution of 0.1 μm or better
- **Negative resist**
 - Causes radiation-induced polymer linking
 - Higher molecular weight
 - Common negative resist - poly-glycidyl methacrylate-co-ethyl acrylate (COP)
 - Swells during development - resolution limited to ~ 1 μm

X-Ray Lithography


- Uses a shadow printing method similar to optical proximity printing
- X-ray wavelength is about 1 nm, and printing is through a 1X mask in close proximity (10-40 μm) to the wafer
- X-rays produced in vacuum and in He environment separated by a thin vacuum window (usually beryllium)
- Mask substrate will absorb 25%-35% on the



Ion Beam Lithography

Ion Beam Lithography

- Higher resolution than optical, e-beam, or x-ray lithography
- Higher ion mass \Rightarrow less scatter
- Use PMMA resist (more sensitive to ions than to e's)
- Scanning focused beam or masked beam system
- Ion optics for scanning systems – more difficult to operate than electron optic scanning systems
- Ion source: ionize gas surrounding a W-tip liquid metal flowing to W-tip. Ion current density
 - Ga⁺ 0.1 μm spot \Rightarrow 1.5 A/cm²
 - H⁺ 0.65 μm spot \Rightarrow 15 A/cm²
- Must use electrostatic
- (rather than magnetic) “lenses”



Trajectories of 60 keV H⁺ ions traveling through PMMA into Au, Si, and PMMA.


Etching

- Two types of etching
 - Wet chemical etching
 - Dry plasma etching
- **Wet etching**
 - Transfer pattern from a resist to a film on a substrate (oxide, epilayer) – or directly to the substrate
 - Proceeds at a relatively slow, controlled rate. Relies on reproducible etch rates with human monitoring
 - Etch rates tend to be limited by the rate of diffusion of the reactant through a stagnant layer that covers the surface
 - Wet etches are often limited by the rate of dissolution of the reaction products into the solution.
 - Agitation of the solution helps to increase the etch rate by enhancing this out diffusion
 - The etching of poly and amorphous materials is isotropic
 - Wet etching of crystalline materials may be isotropic or anisotropic – depending on the nature of the reaction kinetics
 - Isotropic etches \Rightarrow polishing etches, result in smooth surfaces
 - Used for lapping and polishing to give an optically flat, damage-free surface.

Wet Etching


- Mechanisms for wet chemical etching involve three essential steps
- Reactants are transported by diffusion to the reacting surface
- Chemical reactions occur at the surface
- Products from the surface removed by diffusion
- Both agitation & temperature of the etchant solution will influence the etch rate
- Etching performed by immersion (requires agitation to ensure etch uniformity and consistent etch rate) or spraying the wafers with the etchant solution
- Spray etching replacing immersion etching
 - Increases the etch rate
 - Increases uniformity by constant fresh supply of etchant to wafer
- Etch rate uniformity given by:

$$\text{Etch rate uniformity (\%)} = \frac{(\text{maximum etch rate} - \text{minimum etch rate})}{\text{maximum etch rate} + \text{minimum etch rate}} \times 100\%$$





Oxide Etching

- Buffered oxide etch – commonly used to etch windows in silicon dioxide layers.
- BOE contains HF and a buffer in water
- Room temp (~25°C), BOE etches SiO₂ film much more rapidly than Si or PR
- Depending on the density of the SiO₂ film, etch rate r ~10 to 100 nm/min at RT
- A high concentration of phosphorous in the oxide enhances the etch rate. A reduced etch rate occurs when a high concentration of boron is present (PSG, BSG)
- Length of etch may be controlled visually by monitoring test wafers
- Hydrophobic condition (“beading”) indicates completion ⇒ HF & H₂O wet silicon dioxide (hydrophilic) but not silicon



Buffer HF with ammonium fluoride (NH₄F)



Insulator-Conductor Etchants

Etchants for Insulators and Conductors

Material	Etchant Composition	Etch Rate	
SiO ₂	28 ml HF	Buffered HF	1000 Å/min
	170 ml H ₂ O		
	113 g NH ₄ F		
	15 ml HF	P-Etch	120 Å/min
	10 ml HNO ₃		
	300 ml H ₂ O		
Si ₃ N ₄	Buffered HF	5 Å/min	
	H ₃ PO ₄	100 Å/min	
Al	1 ml HNO ₃	350 Å/min	
	4 ml CH ₃ COOH		
	4 ml H ₃ PO ₄		
	1 ml H ₂ O		
Au	4 g KI	1 μm/min	
	1 g I ₂		
	40 ml H ₂ O		
Mo	5 ml H ₃ PO ₄	0.5 μm/min	
	2 ml HNO ₃		
	4 ml CH ₃ COOH		
	150 ml H ₂ O		
Pt	1 ml HNO ₃	500 Å/min	
	7 ml HCl		
	8 ml H ₂ O		
W	34 g KH ₂ PO ₄	1600 Å/min	
	13.4 g KOH		
	33 g K ₃ Fe(CN) ₆		
	H ₂ O to make 1 liter		

Etchants for Noncrystalline Films*

Material	Etchant	Remark
SiO ₂	28 ml HF 170 ml H ₂ O 113 g NH ₄ F	BHF, 1000-2500 Å/min at 25°C
	15 ml HF 10 ml HNO ₃ 300 ml H ₂ O	P-etch, 128 Å/min at 25°C
	1 ml BHF 7 ml H ₂ O	800 Å/min
BSG	1 ml HF 100 ml HNO ₃ 100 ml H ₂ O	R-etch, 300 Å/min for 9 mole % B ₂ O ₃ , 50 Å/min for SiO ₂
	4.4 ml HF 100 ml HNO ₃ 100 ml H ₂ O	S-etch, 750 Å/min for 9 mole % B ₂ O ₃ , 135 Å/min for SiO ₂
PSG	28 ml HF 170 ml H ₂ O 113 g NH ₄ F	BHF, 5500 Å/min for 8 mole % P ₂ O ₅
	15 ml HF 10 ml HNO ₃ 300 ml H ₂ O	P-etch, 34,000 Å/min for 16 mole % P ₂ O ₅ , 110 Å/min for SiO ₂
	1 ml BHF 7 ml H ₂ O	800 Å/min
Si ₃ N ₄	HF	140 Å/min, CVD at 1100°C 750 Å/min, CVD at 900°C 1000 Å/min, CVD at 800°C
	28 ml HF 170 ml H ₂ O 113 g NH ₄ F H ₃ PO ₄	BHF, 5-10 Å/min 100 Å/min at 180°C
Polysilicon	6 ml HF 100 ml HNO ₃ 40 ml H ₂ O	8000 Å/min, smooth edges
	1 ml HF 26 ml HNO ₃ 33 ml CH ₃ COOH	1500 Å/min
SIPOS	1 ml HF 6 ml H ₂ O 10 ml NH ₄ F (40%)	2000 Å/min for 20% O ₂ film



Etch Rates

- Rate determining step (slowest reaction step)
- Rule of thumb – reaction rates double with every 10°C of increased temperature
- Thus ±1°C can change etch rates ~10%, and temperature control is important in etching reactions
- Etching of crystalline silicon
- Wet etching proceeds by oxidation, followed by the dissolution of the oxide by a chemical reaction
- Common etchants for silicon


HNO₃ (nitric acid) + HF (hydrofluoric acid) in H₂O or CH₃COOH (acetic acid)

Si + 2H⁺ → Si²⁺ (auto catalytic process) higher oxidation state

Oxidizing specie (OH⁻) formed by the dissociation of H₂O



The HF is used to dissolve SiO₂




Takes place in MEMS process to remove SiO₂

Soluble in water

Etch Profile

KOH in water & isopropanol
 (100) 0.6 μm/min
 (110) 0.1 μm/min
 (111) 0.006 μm/min } @ T=80°C
 (60 Ang/min)



(a)


Ratio of etch rates 100:16:1

The width of the bottom surface is given by

$$W_b = W_o - 2l \cot 54.7^\circ$$

$$W_b = W_o - \sqrt{2}l$$

where W_o = width of the window on wafer surface
 l is the etched depth



(b)

Orientation-dependent etching. (a) Through window patterns on <100>-oriented silicon; (b) through window patterns on <110>-oriented silicon.

Etch Compositions - Rates

Material	Etchant	Remark
Al	1 ml HCl 2 ml H ₂ O	80°C, fine line, can be used with gallium arsenide
	4 ml H ₃ PO ₄ 1 ml HNO ₃ 4 ml CH ₃ COOH 1 ml H ₂ O	350 Å/min, fine line, will attack gallium arsenide
	16-19 ml H ₃ PO ₄ 1 ml HNO ₃ 0-4 ml H ₂ O	1500-2500 Å/min, will attack gallium arsenide
	0.1 M K ₂ Br ₂ O ₇ 0.51 M KOH 0.6 M K ₃ Fe(CN) ₆	1 μm/min, pH 13.6, no gas evolved during etching
Au	3 ml HCl 1 ml HNO ₃	Aqua regia, 25-50 μm/min
	4 g KI 1 g I ₂ 40 ml H ₂ O	0.5-1 μm/min, can be used with resist
	1 ml NH ₄ OH 1 ml H ₂ O ₂ 4 ml CH ₃ OH	3600 Å/min, can be used with resists, must be rinsed rapidly after etching
Cr	1 ml HCl 1 ml glycerine	800 Å/min, needs depassivation
	1 ml HCl 9 ml saturated CeSO ₄ solution	800 Å/min, needs depassivation
	1 ml, 1 g NaOH in 2 ml H ₂ O 3 ml, 1 g K ₃ Fe(CN) ₆ in 3 ml H ₂ O	250-1000 Å/min, no depassivation, resist mask can be used

Mo	5 ml H ₃ PO ₄ 2 ml HNO ₃ 4 ml CH ₃ COOH 150 ml H ₂ O	0.5 μm/min, resist mask can be used
	5 ml H ₃ PO ₄ 3 ml HNO ₃ 2 ml H ₂ O	Polishing etch
	11 g K ₃ Fe(CN) ₆ 10 g KOH 150 ml H ₂ O	1 μm/min
W	34 g KH ₂ PO ₄ 13.4 g KOH 33 g K ₃ Fe(CN) ₆ H ₂ O to make 1 liter	1600 Å/min, high resolution, resist mask can be used
Pt	3 ml HCl 1 ml HNO ₃	Aqua regia, 20 μm/min, precede by a 30 s immersion in HF
	7 ml HCl 1 ml HNO ₃ 8 ml H ₂ O	400-500 Å/min, 85°C
Pd	1 ml HCl 10 ml HNO ₃ 10 ml CH ₃ COOH	1000 Å/min
	4 g KI 1 g I ₂ 40 ml H ₂ O	1 μm/min, opaque, must be rinsed before visual inspection

Etch Techniques - Methods

A schematic representation of two techniques for transferring resist features into a layer. (a) Shows the resist/deposition/strip sequence of lift off, and (b) shows the deposit/resist/etch/strip sequence of etching.

Comparison of wet chemical etching and dry etching for pattern transfer.

EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 97

Dry Etching Summation

- Major disadvantage of wet chemical etching for pattern transfer is the undercutting of the layer under the mask, results in loss of resolution in etched pattern.
- In practice, for isotropic etching, the film thickness should be about one-third or less of the resolution required
- If patterns are required for resolutions much smaller than the film thickness, anisotropic etching must be used
- Dry etching techniques include:
 - Plasma etching
 - fully or partially ionized gas composed of equal #'s of positive & negative charges & a different # of unionized molecules
 - Produced when an E-field of sufficient magnitude is applied to a gas, causing the gas to break down & become ionized
 - Reactive ion etching (RIE)
 - Extensively used in microelectronic industry
 - Uses parallel-plate diode system, RF capacitive-coupled bottom electrode which holds the wafer.
 - Low etch selectivity when compared to traditional barrel etch systems
 - Sputter etching
 - High density plasma (HDP) etching


EE 480/680, Summer 2006, WSU, L. Starman MicroElectroMechanical Systems (MEMS) 98

Impurity Overview

- Basic diffusion process
 - under high temp & high concentration-gradient conditions
- Extrinsic diffusion
 - impurity profiles for constant diffusivity & concentration-dependent diffusivity
- Diffusion related processes
 - impact of lateral diffusion
- Range of implanted ions
 - process & advantages
- Implant damage & annealing
 - ion distribution in crystal lattice & how to remove lattice damage
- Implant related processes
 - masking, high-energy implantation, and high current implantation


Diffusion Doping

- Diffusion (and ion implantation) provides an important means of introducing controlled amounts of chemical impurities (dopants) into the lattice of a crystalline semiconductor substrate
- Diffusion is used for pn junctions, bipolar transistors, n-tubs for CMOS, selectively disordering regions of lasers, ohmic contact formation, et al.
- In practice, semiconductor wafers are placed in a furnace and an inert gas (N_2) that contains the desired dopant is passed over the wafers. In addition to gaseous dopant sources, liquid and solid sources are used
- Diffusion
 - slowly & high temp
- Ion implant
 - Gaussian distribution func.
 - Fast & at room temp
 - Peak – dependent on incident ion energy
 - Anneal ions to activate them



Comparison of (a) diffusion and (b) ion-implantation techniques for the selective introduction of dopants into the semiconductor substrate.

Diffusion System



The schematic diagram of a typical open-tube diffusion system.

Diffusions in Si - the furnace & gas flow arrangements are similar to those used in oxidation systems.

Diffusions in GaAs are done in sealed ampules containing an As overpressure or open-tube furnace with a doped oxide capping layer (SiN). Overpressure to prevent the loss of As by decomposition or evaporation.

$4POCl_3 + 3O_2 \rightarrow 2P_2O_5 + 6Cl_2$ Chemical reaction for phosphorus diffusion using liquid source

$2P_2O_5 + 5Si \rightarrow 4P + 5SiO_2$ P₂O₅ forms a glass on Silicon wafer & then reduced to P by Silicon


Silicon Diffusion Implementation

- 800-1200°C
- P-type (B)
 - BN - boron nitride (solid)
 - BBr₃ - boron bromide (liquid)
 - B₂H₆ - diborane (gas)
- N-type (As/P)
 - As₂O₃ - arsenic trioxide (solid)
 - P₂O₅ - phosphorous pentoxide (solid)
 - AsCl₃ - arsenic trichloride
 - POCl₃ - phosphorous oxychloride
 - AsH₃ - arsine
 - PH₃ - phosphine
- All dopants have solid solubilities
 - > 5E20 cm⁻³ at the temperatures of interest


Mechanisms of Diffusion and Doping

- Diffusion describes the process by which atoms move in a crystal lattice
- Although this includes self-diffusion, our primary interest is the diffusion of impurity atoms that are introduced into the lattice for the purpose of altering its electronic properties
- Concentration gradients, temperature, geometrical features (orientation, defect densities), and bonding strengths play an important role in the diffusion process
- The wandering of impurities in a lattice takes place by a series of “random” jumps in three dimensions
- A flux of diffusing species results if there is a concentration gradient
- Interstitial Diffusion
- Substitutional Diffusion } primary mechanisms for diffusion
- Interchange Diffusion }
- Combination Effects
- Diffusion is fast if some defects are present in the crystal


Impurity Doping Mechanisms



Atomic diffusion mechanisms for a two-dimensional lattice. (a) Vacancy mechanism; (b) interstitial mechanism.



Diffusion by jumping process




a) substitutional diffusion, impurity moves among vacancies in the lattice, b) interstitial mechanism, impurity atom replaces a Si atom in the lattice, and the Si atom is displaced to an interstitial site; c) interstitial diffusion, impurity atoms do not replace atoms in the crystal lattice

Impurity Doping Mechanisms

- Vacancy or substitutional
 - Impurity atoms wander through the crystal by jumping from one lattice site to the next, substituting for the original host atom. It is necessary that this adjacent site be vacant
 - **vacancies must be present to allow substitutional diffusion to occur**
 - Will not occur in a perfect crystal
- Interstitial Diffusion
 - impurity atoms move through the crystal by jumping from one interstitial site to the next. They may start at either lattice or interstitial sites and may end up in either type of site.
 - **interstitial diffusion requires that their jump motion occur from one interstitial site to another adjacent interstitial site.**
 - Can occur in a perfect crystal
- Dissociative Mechanism
 - substitutional atom can become an interstitial (occupy both sites)
 - This mechanism may control diffusion
 - Cu, Ni, Au in Si
 - Zn, Cd, Cu in GaAs
- Interchange diffusion
 - two or more atoms diffuse by an interchange process.
 - direct interchange involves two atoms and a cooperative interchange involves a large number of atoms.
 - The probability of interchange diffusion is relatively low.
- Combination Effects
 - as name implies, a fraction of the impurity atoms may diffuse substitutionally and the rest interstitially (two stream process).
 - some diffusion atoms may end up in substitutional sites, others in interstitial sites.

Ion Implantation

- A useful alternative to high temperature diffusion for doping (target wafer held at low temp)
- Impurity gas (BF_3 , AsH_3 , O_2 , etc.) is ionized via a high voltage accelerator
- Beam of ionized impurity atoms (plus molecular fragments) with ~ 1 cm diameter is generated
- Beam current is $\sim 10 \mu\text{A}$ to 1 mA, giving a charge Q transported down a "linear accelerator"
- Implant dose range 10^{12} to 10^{18} atoms/cm²
- Good for making small devices
- Typical ion energies 30 to 300 KeV – up to ~ 1 MeV
- Average depths ranging from 10 nm to $10 \mu\text{m}$
- Advantages: precise control and reproducibility of impurity dopings and its lower processing temperature




Schematic of a medium-current ion implanter.


Ion Implantation

Nature of the Concentration Profile Due to Ion Implantation

Distance from Mean Value	Magnitude of Ion Concentration (Normalized to Peak Value)
0	1
$\pm 1.18\Delta R_p$	0.5
$\pm 2.14\Delta R_p$	10^{-1}
$\pm 3.04\Delta R_p$	10^{-2}
$\pm 3.72\Delta R_p$	10^{-3}
$\pm 4.29\Delta R_p$	10^{-4}
$\pm 4.80\Delta R_p$	10^{-5}
$\pm 5.25\Delta R_p$	10^{-6}
$\pm 5.67\Delta R_p$	10^{-7}



(a) implant through an amorphous oxide layer, (b) misorient the beam direction to all crystal axes, and (c) predamage on the crystal surface.



Model for a diamond structure, viewed along a <110> axis.

Ion Stopping

Two stopping mechanisms

- Nuclear stopping – transferring energy to the target nuclei


$$S_n(E) \equiv \left(\frac{dE}{dx}\right)_n$$

- Electronic stopping – interaction of incident ion with the cloud of electrons surrounding the target atoms

$$S_e(E) \equiv \left(\frac{dE}{dx}\right)_e$$

Average rate of energy loss with distance

$$\frac{dE}{dx} = S_n(E) + S_e(E) \quad \text{range} \rightarrow R = \int_0^R dx = \int_0^{E_0} \frac{dE}{S_n(E) + S_e(E)}$$



Collision of hard spheres.


$$\frac{1}{2}M_2v_2^2 = \left[\frac{4M_1M_2}{(M_1 + M_2)^2}\right]E_0$$

$$R_p \cong \frac{R}{1 + (M_2/3M_1)}$$

Projected range

$$\sigma_p \cong \frac{2}{3} \left[\frac{\sqrt{M_1M_2}}{M_1 + M_2} \right] R_p$$


Projected straggle



Nuclear stopping power $S_n(E)$, and electronic stopping power $S_e(E)$ for As, P, and B in Si. The points of intersection of the curves correspond to the energy at which nuclear and electronic stopping are equal.


Implantation Damage (Disorder & Annealing)

- Estimated dose required to convert a crystalline material to an amorphous material
- The heavily damaged polycrystalline state in GaAs makes this material semi-insulating with an active carrier concentration $< 10^{11} \text{ cm}^{-3}$.
- Material parameters are degraded – mobility, lifetime
- Implanted ions (most) are not in substitutional sites




Implantation disorder caused by (a) light ions and (b) heavy ions.

Material Resistivity




Typical range of conductivities for insulators, semiconductors, and conductors.

- Quartz $\approx 10^{18} \text{ } \Omega\text{-cm}$ (insulator)
- Silicon (si) & gallium arsenide (GaAs) $\approx 1 \text{ } \Omega\text{-cm}$ (semiconductor)
- Silver $\approx 10^{-6} \text{ } \Omega\text{-cm}$ (conductor)



Resistivity, Conductivity



Ohm's Law: $J = \sigma E = \frac{1}{\rho} E$

J = the current density (A/cm^2)

- Current density is proportional to the E-field

$\rho \equiv$ resistivity $\Omega \cdot cm$

$\sigma \equiv$ conductivity $(\Omega \cdot cm)^{-1}$

Figure 3.5. Current conduction in a uniformly doped semiconductor bar with length L and cross-sectional area A .


Electric field is: $E = \frac{1}{q} \frac{dE_c}{dx}$ (V/cm)

Electron current $I_n = qnAv_n$ $v_n = -\mu_n E$

TABLE 1 Portion of the Periodic Table Related to Semiconductors


Period	Column II	III	IV	V	VI
2		B	C	N	O
		Boron	Carbon	Nitrogen	Oxygen
3	Mg	Al	Si	P	S
	Magnesium	Aluminum	Silicon	Phosphorus	Sulfur
4	Zn	Ga	Ge	As	Se
	Zinc	Gallium	Germanium	Arsenic	Selenium
5	Cd	In	Sn	Sb	Te
	Cadmium	Indium	Tin	Antimony	Tellurium
6	Hg		Pb		
	Mercury		Lead		

EE 480/680, Summer 2006, WSU, L. Starman
MicroElectroMechanical Systems (MEMS)
111



Sheet-Resistance Definition

Resistance R of the rectangular block of uniformly doped material shown below




$$R = \frac{\rho L}{A} \quad \text{Area} = tW$$

where ρ = material's resistivity
 L = length of block
 A = cross-sectional area of block

where $R_s = (\rho/t)$ is called the **sheet resistance** of the layer of material

$\rho = \left(\frac{1}{\sigma}\right)$ and $\sigma = q(\mu_n n + \mu_p p)$

Sheet resistance of a material is the ratio of resistivity to thickness




Top and side views of two diffused resistors of different physical size having equal values of R . Each resistor has a ratio L/W equal to 7 squares. Each end of the resistor contributes approximately 0.65 additional squares

EE 480/680, Summer 2006, WSU, L. Starman
MicroElectroMechanical Systems (MEMS)
112

RC Time Constant

Problem: Calculate the RC time constant for a 1 cm long doped polysilicon interconnection runner on 1 μm thick SiO₂. The polysilicon has a thickness of 5000 Angs. and a resistivity of 1000 μΩ-cm


Soln:



RC time constant per unit length for three conductive materials as a function of feature size

NOTE:
As width of line ↑, RC ↓
As line length ↑, RC ↑

Four-Point Probe Measurement



Four-point probe with probe spacing s used for direct measurement of bulk wafer resistivity and the sheet resistance of thin diffused layers. A known current is forced through the outer probes, and the voltage developed is measured across the inner probes



$$\rho = 2\pi s(V/I) \quad \Omega\text{-cm} \quad t \gg s$$

$$\rho = (\pi t / \ln 2)(V/I) \quad \Omega\text{-cm} \quad s \gg t$$

} Based on thickness of layer

For shallow layers:

$$R_s = \rho/t = (\pi / \ln 2)V/I = 4.53V/I \quad \Omega\text{-cm} \quad s \gg t$$




t thick compared to s

$$\rho = F \rho_{\text{measured}}$$

Measuring Resistivity - Four-Point Probe Measurement

Four-Point probe Method:



Key features

- Probes equally spaced
- Small current I passed through outer probes
- Voltage V measured between inner probes

Thin semiconductor with thickness (w) much smaller than sample diameter (d)

Resistivity is given by: $\rho = \frac{V}{I} \cdot W \cdot CF \ \Omega \cdot cm$

where


CF = "correction factor", depends on ratio of d/s where s is the probe spacing

When $\frac{d}{s} > 20$ $CF \approx 4.54$


Measurement of resistivity using a four-point probe.

MEMS Fabrication

- Bulk micromachining
- Surface micromachining – constructed entirely from thin films
- LIGA – lithographic, galvanofarming, abforming
 - Consists of three basic processing steps:
 - Lithography, Electroplating, Molding
 - Based upon X-ray radiation
 - Can produce microstructure with lateral dimensions in the micrometer range & structural heights of several hundred micrometers from a variety of materials




Fabrication process of simple silicone rubber membrane. (a) Nitride deposition and patterning; (b) KOH etching; (c) silicone rubber spin coating; (d) nitride removal on back side.




Various process sequences for dual damascene process.

LIGA Fabrication Process




Micro Wirebonding Process



If you want a good ohmic contact on Si
 1) Put metal on with silicide
 2) Put metal over highly doped region

Profilometer Measurement – Step profile

Measurement technique to determine relative thickness of deposited or evaporated film



Chemical Mechanical Polishing (CMP)





Figure 11.24. A schematic of a CMP polisher.

Three main parts of the CMP process

- Surface to be polished
- The pad – key media enabling the transfer of mechanical action to the surface being polished
- The slurry – provides both chemical and mechanical effects

Figure 11.23. Process sequence used to fabricate a Cu line-stud structure using dual damascene. (a) Resist stencil applied; (b) reactive ion etching dielectric and resist patterning; (c) trench and via definition; and (d) Cu depositions followed by chemical-mechanical polishing (CMP).





Fabrication Summary

- Semiconductor Materials
- Crystal Structure
- Crystal Growth
 - Czochralski
 - Brigman
- Miller indices
- Epitaxy
- Film Formation
- Deposition
- Metalization
- Lithography
- Etching
 - Dry
 - Wet
- Doping
 - Diffusion
 - Implantation
- Resistivity
- Other useful techniques